


**KS54AHCT 00
KS74AHCT**

T-43-21

Quad 2-Input NAND Gates**FEATURES**


- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5\text{V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
KS74AHCT: -40°C to $+85^{\circ}\text{C}$
KS54AHCT: -55°C to $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

PIN CONFIGURATION**DESCRIPTION**

These devices contain four independent 2-input NAND gates that perform the Boolean functions $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

LOGIC DIAGRAM**FUNCTION TABLE**

(Each Gate)

Inputs		Output
A	B	Y
H	H	L
L	X	H
X	L	H



SAMSUNG SEMICONDUCTOR

**KS54AHCT 00
KS74AHCT****Quad 2-Input NAND Gates****Absolute Maximum Ratings***

Supply Voltage Range V _{CC} ,	-0.5V to +7V
DC Input Diode Current, I _{IN}	
(V _I < -0.5V or V _I > V _{CC} +0.5V)	±20 mA
DC Output Diode Current, I _{OUT}	
(V _O < -0.5V or V _O > V _{CC} +0.5V)	±20 mA
Continuous Output Current Per Pin, I _O	
(-0.5V < V _O < V _{CC} +0.5V)	±35 mA
Continuous Current Through	
V _{CC} or GND pins	±125 mA
Storage Temperature Range, T _{STG}	-65°C to +150°C
Power Dissipation Per Package, P _D [†]	500 mW

* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:
Plastic Package (N): -12mW/°C from 65°C to 85°C
Ceramic Package (J): -12mW/°C from 100°C to 125°C

Recommended Operating Conditions

Supply Voltage, V _{CC}	4.5V to 5.5V
DC Input & Output Voltages*, V _{IN} , V _{OUT}	0V to V _{CC}

Operating Temperature Range
KS74AHCT: -40°C to +85°C
KS54AHCT: -55°C to +125°C

Input Rise & Fall Times, t_r, t_f Max 500 ns

* Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND)

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10% Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	T _S = 25°C	KS74AHCT		KS54AHCT	Unit
			Typ	Guaranteed Limits		T _S = -40°C to +85°C T _a = -55°C to +125°C	
Minimum High-Level Input Voltage	V _{IH}			2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	V _{IL}			0.8	0.8	0.8	V
Minimum High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL} I _O =-20μA I _O =-4mA	V _{CC} 4.2	V _{CC} -0.1 3.98	V _{CC} -0.1 3.84	V _{CC} -0.1 3.7	V
Maximum Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL} I _O =20μA I _O =4mA I _O =8mA	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	I _{IN}	V _{IN} =V _{CC} or GND		±0.1	±1.0	±1.0	μA
Maximum Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND I _{OUT} =0μA		2.0	20.0	40.0	μA
Additional Worst Case Supply Current	ΔI _{CC}	per input pin V _I =2.4V other Inputs: at V _{CC} or GND I _{OUT} =0μA		2.7	2.9	3.0	mA

AC ELECTRICAL CHARACTERISTICS (Input t_r, t_f≤2 ns), AHCT00





Characteristic	Symbol	Conditions [†]	T _S = 25°C	KS74AHCT		KS54AHCT	Unit
			V _{CC} = 5.0V	T _S = -40°C to +85°C V _{CC} = 5.0V ± 10%	T _S = -55°C to +125°C V _{CC} = 5.0V ± 10%	T _S = -55°C to +125°C V _{CC} = 5.0V ± 10%	
Propagation Delay	t _{PLH}	C _L =50pF	7		11		ns
	t _{PHL}		7		11		
Input Capacitance	C _{IN}		5				pF
Power Dissipation Capacitance*	C _{PD}	(per gate)	15				pF

* C_{PD} determines the no-load dynamic power dissipation: P_D=C_{PD} V_{CC}² f + I_{CC} V_{CC}.

† For AC switching test circuits and timing waveforms see section 2.



SAMSUNG SEMICONDUCTOR

PACKAGE DIMENSIONST-90-20**1. PLASTIC PACKAGES**

7







SAMSUNG SEMICONDUCTOR

1675

A-04

781





PACKAGE DIMENSIONS*T-90-20*

SAMSUNG SEMICONDUCTOR

1676

A-05

782

PACKAGE DIMENSIONST-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

SAMSUNG SEMICONDUCTOR

1677

A-06

783

7